This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • Resolved

MIPI DSI TO LVTTL (3.3V) converter IC from TI?

Expert 1405 points

Replies: 5

Views: 552

We are working on a head mounted display which uses a TI DLP chipset (DLP470TP).

That said most newer video frontend chips made for HMDs specifically take DisplayPort and provide MIPI DSI, not LVTTL. So we need an extra converter IC for each port. Since DLP is made by TI I assumed TI will have an IC for this purpose itself. Does it?

  • Mike,

    What is the I/O setup for your video configuration? Are you ultimately looking to go from DisplayPort to LVTTL? I can check with my team and we can find the appropriate reference design information for you.

    Best Regards,
    Philippe Dollo

    --------------------------------------------------------------------------------------------------------

    If a post answers your question, please click the "Verify Answer" button.

    Have questions about DLP Pico Chipsets? Check out the DLP Pico Universal FAQ for quick answers: https://e2e.ti.com/support/dlp/f/94/t/946506 

  • In reply to Philippe Dollo:

    Flagged as Solved my issue by accident.

    Yes, DisplayPort to ultimately LVTTL for the DLPC6421. The only 240Hz 1080p 30bit Dsiplayport video frontend chip that can output to 4 ports we have managed to find outputs in MIPI DSI, not LVTTL, so it needs to be converted.
  • In reply to Mike Sh.:

    Hi Mike,
    I want to bring to bring to your attention another critical requirement. As communicated earlier in a separate thread, the input video frame needs to be split. Both split data stream should have common frame sync otherwise you will see artifacts.

    In addition, DLPC6421 has two ports and the frame data needs to be split odd and even pixels. I not aware of a part which can meet all this requirements.

    Please first evaluate how you are going to drive two DLPC6401s. If an FPGA then consider best possible bridge from Display port to supported interface on FPGA.

    regards,
    Vivek

    --------------------------------------------------------------------------------------------------------

    If a post answers your question, please click the "Verify Answer" button.

    Have questions about DLP Pico Chipsets? Check out the DLP Pico Universal FAQ for quick answers: https://e2e.ti.com/support/dlp/f/94/t/946506 

  • In reply to Vivek Thakur:

    That's not an issue, we have considered various solution and all are promising.
    This specific one which is $10 uses a head mounted display-intended video frontend which is meant to control left and right eye displays in sync and also do splitting. The even/odd pixels can be done on the PC side via shader or a much cheaper smaller FPGAs (10K).

    Even with the current design of yours the FPGA you use was determined to be an overkill by my contractor and "Intel Cyclone 10GX" was determined sufficient enough costing about 3x less ($118.9). It can support DisplayPort HBR3 line rate at 4K at 120Hz which is even more than needed (60Hz) which also means no video frontend chip is needed as it is integrated. I suggest to consider this and update the DLPC6421 datasheet.

  • In reply to Mike Sh.:

    Hi Mike,
    Thank yo u for your feedback. I will forward your suggestion to team.
    regards,
    Vivek

    --------------------------------------------------------------------------------------------------------

    If a post answers your question, please click the "Verify Answer" button.

    Have questions about DLP Pico Chipsets? Check out the DLP Pico Universal FAQ for quick answers: https://e2e.ti.com/support/dlp/f/94/t/946506 

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.