This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8873HEVM: Jitter on DRV8873H outputs in PWM mode

Part Number: DRV8873HEVM
Other Parts Discussed in Thread: DRV8801A-Q1, DRV8801, DRV8844, DRV8873

We have designed a multi-channel solenoid valve driver with the DRV8873H-Q1.

This operates from 14.4V nominal supply and uses PWM of one or the other output (with the other output held at supply) to produce load currents varying from 1A in the OUT1-2 direction to 1A in the OUT2-1 direction depending on a signal input.  In our design open load test/detection is disabled, current regulation and trip are enabled, and we have tried 13V/us, 18.3V/us and 34V/us slew rates.

We found that the PWM outputs in our design exhibit jitter which becomes more significant as the pulse widths reduce, for example at 96 or 97% duty cycle we see:

This shows significant jitter giving rise almost to two discrete pulse widths.

I have searched this forum and other places for references to jitter and tried the small number of fixes all to no avail.

We bought the DRV8873HEVM to try out the reference design and we were surprised to see that this behaves in an identical manner:

There are differences to our design (20kHz PWM on EVM cf. 10kHz on our design) but nothing significant.

Is this output jitter a 'feature' of the DRV8873H device?

  • Hello,

    This is expected behavior for the device due to input deglitchers that run from an internal oscillator that has a spread spectrum clocking scheme.  You should see ~200ns of jitter.  

    We have some devices in our portfolio WITHOUT this feature, but lower current.  DRV8801A-Q1 is an example of such a device.  I am not sure that would work in your application.

    Regards,

    Ryan

  • Thanks Ryan - I had thought that there would be some jitter of that magnitude on the outputs due to input re-synchronisation to the 10MHz internal clock, but we are seeing anywhere from 400ns to 800 ns depending on how you measure it so there may be something else going on.

    It's a bit late for our project to re-design the boards, and looking at the DRV8801A although it looks like it can handle the current it lacks some attractive features of the 8873 such as programmable slew rate.  It also has quite a high on-resistance which would cause us junction temperature problems due to the much higher dissipation than the 8873 (Rds(on) = 0.155ohm).

    Would you not expect to see the level of jitter we're seeing even on the eval board?

    I tried to upload a Picoscope file but this interface doesn't seem to allow it.

    BR,
    Ian

  • Ian,

    I am out of the office now, but when I get back on Tuesday, July 6, I will check some data.  Will get back to you then.

    Regards,

    Ryan

  • Thanks Ryan.

    I've looked again at the DRV8801 and I don't think it will solve our problem - the Rds(on) is just too high and the stated package derating of 27mW/C above 25C doesn't help us.

    What I would like to know if possible is:
    - is the jitter that we are observing both on our boards and on the EVM higher than would be expected (400-800ns)?
    - if so, is there any way to reduce it?
    - if not, then does TI have a list of all H-bridge devices that don't synchronise their inputs and so should not exhibit output jitter

    Our problem is that we now have a fairly wide dead band around 0A in our current control loop because of this jitter.  We have tried increasing the slew rate and this helps a little (but is not significantly better), and we might run into emissions problems which we won't know until we carry out our EMC testing.

    Although we only have a load current of 1A in this design, we have other applications with higher load currents so understanding the range of devices available is important.

    Our applications are automotive with a high ambient temperature, so a low Rds(on) will be critical.

    BR,
    Ian

  • Ian,

    Please give me 24 hours.  Is automotive qual a must have?  Would open up some other options if not required.

    Regards,

    Ryan

  • Ryan - automotive qual is highly preferred but we would look at other options, part availability is really poor at the moment especially auto-qual parts.

    ian

  • Ian,

    Conditions may be different from your testing, but this scope capture shows ~200ns for jitter.  Inputs are GREEN and RED in image below.  Ignore the YELLOW trace.  

    To answer and earlier question, there is no way to improve this on 8873.  We have an industrial part, DRV8844, that will work without this effect and that is about it for now.  In ~ 1 month, we will prototype release some lower Rdson versions of the DRV8873 with an option to disable the SS clocking feature.  This won't completely eliminate the jitter, but it will improve it.  These devices are not public yet so I can't point you to a datasheet just yet, but depending on your schedule, they might work.  

    Regards,

    Ryan

  • Thanks for your help Ryan.

    At least we know that we can't do any better with the current device.

    I'll look again at the jitter on the EVM to see if I can correlate with your measurement, and we may look at the 8844 as it may do a better job for our low-current applications than the 8873, shame it's not automotive.

    By the way - I think this site needs to change the 'resolved/not resolved' flags to 'answered/not answered' as the issue isn't resolved but the question has been answered, so no further support is needed at this time and you can close/lock this issue.

    Cheers,
    Ian

  • Ian,

    Thank you for the feedback.  That is a good point you make.  

    I will close this issue for now.  You can always re-open it with a reply.  If locked, you can "ask a related question".

    Regards,

    Ryan

  • Ryan - that's fine, and just to add some final data for this topic please see the image below.

    This is a scope plot take with triggering off the H-bridge input and capturing one of the corresponding outputs.  It shows that there is approx. 500ns jitter on the falling edge and approx. 250ns jitter on the rising edge:

    BR,
    Ian