• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 233 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8300: need simulation model file for DRV8300NRGER

Sean Adl
Prodigy 10 points
Part Number: DRV8300
Other Parts Discussed in Thread: UCC27200

Is the any simulation model for the DRV8300NRGER?

  • 0
    TI__Mastermind 21805 points

    Hello Sean,

    We do not have a simulation model for DRV8300 at this time. What are you trying to simulate?

    Thanks,

    Matt

  • 0 in reply to Matt Hein
    Prodigy 10 points

    I'd like to verify that my bootstrap component selection is sufficient for my application and I would also like to see at what point the loop inductance will be an issue. For this design the FETs that the DRV8300 are driving are on separate boards (board to board connection) so I am limited to how short I can make the traces. I would like to make the traces as wide as possible to reduce inductance, but the boards are small and my space is limited so I would like to see what is the min loop inductance requirements I would need to meet.

  • 0 in reply to Sean Adl
    TI__Mastermind 21805 points

    Hi Sean,

    Hmm, you could possibly use a generic 1/2-H gate driver PSPICE model as a starting point like UCC27200. It won't properly reflect the DRV8300 properties however it should allow you to make a rough simulation.

    Thanks,

    Matt