This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8305-Q1: PVDD_UVLO2

Genius 4355 points
Part Number: DRV8305-Q1

Please let us know about PVDD_UVLO2 of DRV8305NQPHPRQ1.

The threshold value of PVDD_UVLO2 is stated as 4.4 to 4.7V on the data sheet.

Is it possible to enter P VDD_UVLO2 even at voltages above 4.7V due to variations of IC?
(For example, when PVDD: 5.85V)
What is the actual variation range of the threshold value?

Regards,

Kura

  • Hi Kura-san, 

    PVDD_UVLO2 should not be entered above 4.7V rising. The datasheet guarantees that the device will exit PVDD_UVLO2 before PVDD rises above 4.7V since a strict hysteresis is implemented for PVDD undervoltage faults.

    Thanks,
    Aaron

  • Aaron-san

    Thank you for your support.

    As an interpretation, PVDD_UVLO2 is detected in the threshold range in which the hysteresis is set according to the data sheet.
    The falling threshold range is 4.2 to 4.4V, and the rising threshold is 4.4 to 4.7V.
    Is it okay to interpret that? (Not detected outside the threshold range of the data sheet including voltage and temperature characteristics)

    They consider to use DRV8305-Q1 for their application low voltage version.

    Regards,

    Kura

  • Hello Kura-san,

    Sorry for the delay, the team will try to address your question by end of day today.  We appreciate your patience!

    Best,

    Isaac

  • Hello Kura-san,

    Your interpretation is a little off. The PVDD_UVLO2 threshold range gives you the hysteresis of the threshold limit. So if the PVDD voltage is below or in the hysteresis range it could still be considered that PVDD is under voltage and display a UVLO fault. If the PVDD voltage is above the 4.7V then the device is guaranteed to not display a UVLO fault for PVDD_UVLO2, but the range given by the 4.4-4.7V indicates that the UVLO fault could possibly be removed at a lower voltage.

    As seen in the image below, the device still shows a fault at lower voltages once the digital core becomes active and the fault is removed once the PVDD_UVLO2 threshold is met.

    I hope this helps!

    Best,

    Isaac