This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV3255-Q1: DRV3255

Part Number: DRV3255-Q1

Hi, Team

In my application, during the startup timing,  the Gate Drive Pin (GLX) keep a high level voltage(about 12V) until VDDIO voltage become normal.

How can you explain this issue? And any other suggest give me to eliminate this abnormal GD voltage?

Thanks very much!




CH4: ignore