This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8705S-Q1EVM: DRV8705S

Part Number: DRV8705S-Q1EVM


We would need your technical support on a TI product: The gate driver: DRV8705S-Q1.(SPI)

*The driver is used to manage two external N-Mosfets (High Side: HS & Low Side: LS): (RDSON=3.3 mΩ) in split HS and LS configuration (with a shunt current resistor of 3mΩ) to control a load of 2Ω resistance.


*Inducation:The Software team delivers PWM signal on both IN1/EN and IN2/PH (It is not as indicated on datasheet:GPIO on IN1/EN and PWM on IN2/PH)

*We don't use the TI demo board.

When We scope the GH1 signal, I found that we had an unusual level of voltage spikes of 12.62V during PWM TOFF.

Voltage on GH1 pin 

Voltage on GH1 pin 

Voltage on GL2

It should have on the GH1 pin only voltage levels of the charge pump of the load which is in our case 23.25V?

What did you think of this problem?

Best regards.