Dear Team,
Here’s a design question about DRV8836, if our SOC I/O power rail is 1.8V, do we need to add level shift for control signal? As we know, the VIH should be 0.5Vcc, is there any risk for our design?
Many Thanks,
Jimmy
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear Team,
Here’s a design question about DRV8836, if our SOC I/O power rail is 1.8V, do we need to add level shift for control signal? As we know, the VIH should be 0.5Vcc, is there any risk for our design?
Many Thanks,
Jimmy
Hello Jimmy,
I addressed this question already in this thread, https://e2e.ti.com/support/motor-drivers-group/motor-drivers---internal/f/motor-drivers---internal-forum/1299759/drv8836-logic-level.
Regards, Murugavel