This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV595 Questions

Other Parts Discussed in Thread: DRV595EVM, DRV595

Hello,

Please answer following questions.

 

< Q1 >

Datasheet title is “15V/±4A High-Efficiency PWM Power Driver”.

What is the meaning of “15V” ?

 

< Q2 >

Question about “VICM Input common-mode range”.

Datasheet P4 specify “VICM Input common-mode range: 0.5V min, 4.5V max”.

But DRV595EVM User’s Guide(SLAU479) P4 explain as follows.

(P4) Inputs and Outputs

• Connect a dc control voltage to (IN+) ranging from 0.5-V to 5.5-V. Alternately, the terminal (IN+) can be

    held to a fixed voltage with a resistor voltage divider, as shown in the schematic.

Input range max is 5.5V and different with datasheet 4.5V.

I feel that 0.5-V to 5.5-V input range is symmetrical from 3.0V and good for use, in case of IN- tied to 3.0V same with datasheet P13 explain as follows.

(P13)

DIFFERENTIAL OR SINGLE-ENDED INPUTS

To use the DRV595 with a single-ended source, use a voltage divider to bias IN- to 3.0V, and apply the single-ended signal to IN+.

Please advice correct input voltage range when use “SINGLE-ENDED INPUTS”.

 

< Q3 >

DRV595 datasheet P13 has table 2c and title is “Recommended Input AC-Coupling Capacitors”.

But Table has “INPUT IMPEDANCE” not Capacitance and should something wrong.

INPUT IMPEDANCE vs. Gain information is in Table 1 and duplicated.

Please advice meanings of Table 2.

 

<Q4>

Please advice any restriction of SDZ terminal when power-up PVCC and AVCC.

For example SDZ should be low level while power-up or ……

 

Regards.

  • I have passed your questions to our expert. He should respond soon.

  • Hi, Ushikubo-san,

    Q1: This means the device can drive 15V at +/-4A across a TEC element.

    Q2: Thank you for pointing out this inconsistency in our documentation. The information in the data sheet is correct.

    Q3: Thank you for pointing out this inconsistency in our documentation. Table 2 is not needed.

    Q4: There is no restriction on this, but I recommend that the inputs should be held within 10 mV of each other until the power up sequence is completed.

    -d2

  • Hello Don-san,

    Thank you for your answer.

    Please answer  additional question for your answer Q4 and additional new question Q5.

    Q4:

    For your answer “but I recommend that the inputs should be held within 10 mV of each other until the power up sequence is completed.”, which input do you mean for “each other” ?

    Do you mean IN+ and IN- ?

    Customer plan to use “SINGLE-ENDED INPUTS” so IN- will be biased to 3.0V using voltage divider.

    In case of you mean IN+ and IN- , I think it difficult to held IN+ and IN- within 10mV of each other until the power up sequence is completed.

    Do you have any circuit idea to held IN+ and IN- within 10mV of each other ?

    Q5:

    Question about Figure 12 and equation (2),(3),(4) of datasheet P10.

    Equation(2) and (3) calculate L1 and CF of Figure12, but equation of C1,C2 is not explained.

    Please advice how to calculate C1,C2.

    Best Regards.

  • Hi, Ushikubo-san,

    For Q4, your understanding is correct. Unfortunately, I do not have a circuit to achieve this.

    For Q5, please see sloa119. It describes output filter design for class-D amplifiers, but this system is very similar.

    -d2

  • Hello Don-san,

    Thank you for your answer.

    For Q4, are you worry about Load is driven carelessly while power-up?

    If so, how is the idea to pull-down SDZ input while power-up, so Load is not driven carelessly  ?

    Regards.

  • Hello Don-san,

     

    Please answer for my additional Q4 on Oct 31.

     

    For Q5, I read sola119 but I am not sure if my understanding is correct.

    Customer use DRV595 with BD modulation and he wants to know how to calculate LC value of second-order Butterworth low-pass filter.

    Please kindly confirm following my understanding.

       1) Circuit for BD modulation is follows.

        

       2) Lx and CF are calculated as follows .

     

    Best Regards.

  • Hi, Ushikubo-san,

    You are correct on both comments.

    -d2