This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8702-Q1: Even if MODE pin level is changed after power up or exiting from sleep mode, is DRV8702 operation mode not changed?

Part Number: DRV8702-Q1

 Hello guys,

 One of my customer is considering using DRV8702-Q1 for their next products.

 They have a few questions about DRV8702-Q1.

Q1, They found "The MODE pin of the device determines the control interface and latches on power-up or when exiting sleep mode." on page 23 in the device datasheet(SLVSDR9D) as MODE pin description.

     They think that even if MODE pin level is changed after power up or exiting from sleep mode, DRV8702 operation mode is not changed because the MODE level is lached at powered up or exiting from sleep mode . 

     In other words, MODE level changing after power up or exiting from sleep mode doesn't affect to the device operation mode.

     Is their understanding correct?

Q2.  What are "VM" pin and "VDRAIN" pin internal impedance during the following conditions?

  "nSLEEP" pin=H level, "MODE" pin = Hi-Z(open), "IN1/PH" pin =L level, "IN2/EN" pin =L level .

 Your reply would be much appreciated.

 Best regards,

 Kazuya.