This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
DRV10866: Jitter spec on Fg signal
Part Number: DRV10866
I have a question in regards to using the FG pin on the DRV10866.
Is the FG signal derived directly from BEMF detection (some analog comparator output) or is it gets synced to an internal clock?
The reason for the question is we would like to phase lock the motor to another system within 1us of phase jitter - is the FG signal usable in the feedback loop as a reliable proxy for motor position?
If it gets 'reclocked' which results in the FG signal being quantized by the internal clock, it will mess up the intended VCO control loops which are attempting to phase lock the two systems.
I realize this is a low cost fan driver part not probably not intended for this purpose and that there are drivers with 'true' back-emf signals - but would like to know if this is the case for the DRV10866 part. If this isn't possible with the DRV10866, can you recommend a similar part with this feature?
I did find this post, but it still left some questions unanswered.
I am checking with our design team to make sure that the FG signal is not a clocked/gated zero crossing signal.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Michael.Walker:
Just to update this tread on the progress. Design is still working on it. I have made some initial measurements in the lab. I used a motor and probed the FG signal with a scope. The yellow signal is the FG signal
You can see that the motor speed is 268.9Hz and the standard deviation is 602 mHz or a period of 3.7ms with a standard deviation of 8us. This standard deviation could have been caused by the control loop varying the motor speed so I cannot say for certain that the FG signal is gated or not just yet. I will update once design comes back with an answer.
Just to update this post we are working tests to answer this question.
This thread is continuing over email. We will update it once we have more information.
In reply to Adam Sidelsky:
I am closing this thread as this is being worked over email. Please use the "Ask a related Question" button if more help is needed.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.