• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 29 subscribers
  • Views 111 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DRV8305-Q1: Problem With Driver Output

DRV8305-Q1: Question about schematic

Emanuel Soares
Intellectual 530 points
Part Number: DRV8305-Q1

Hello, everyone,

I would like to know if it's needed to connect pin 41 (PVDD) to the H bridge drain voltage. I've realized that the more voltage on pin 41, the hotter it gets. In a practical way, I would connect pin 41 to 5v and the H bridge drain voltage to 15v. Is it recommended?

Att,
Emanuel

  • 0
    TI__Guru 61310 points

    Emanuel,

    Thanks for posting on the MD forum!

    The PVDD pin supplies the internal charge pump for the high side gate drive which then supplies the low side gate drive LDO. 

    That being said, if PVDD is 5V and VDRAIN is 15V, the charge pump would generate 5V + 10V or 15V which is applied to the gate of the high side FET.

    For the High Side FET: VGS of 10V is needed for most FETs and with 15V at VDRAIN and 15V at the gate (15V - 15V = 0V) you have 0V for VGS.

    In a nutshell, it's best to have your VDRAIN and PVDD as the same voltage because if they deviate too far from eachother then you won't be able to turn on the high side FET.

    Regards,

    -Adam