Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS6521825: What happens if the power-up sequence is interrupted?

Part Number: TPS6521825

Hello,

I'm interested in using the TPS6521825 in a circuit I am making, and I have a question about the power-up and power-down sequence this chip goes through. I understand that if PWR_EN goes high, the chip will start the power-up sequence. However, what if PWR_EN goes low in the middle of the power-up sequence? Will the IC interrupt the power-on sequence and immediately begin the power-down sequence? Or will it finish the power-up sequence before starting the power-down sequence? 

What about the opposite situation? If PWR_EN goes low, the IC will start the power-down sequence. But what if PWR_EN goes high in the middle of the power-down sequence? Will it immediately start the power-up sequence? Or is the state of PWR_EN masked for a certain period of time after the power-down sequence has started?

Thanks

  • Adevries,

    If the PWR_EN goes low in the middle of power-up, the IC will shut down the PMIC and begin power down, waiting for I2C master or power cycle. In the event that PWR_EN is reasserted high again, the PMIC will wait 500ms before you can start it up again. 

    Best,
    Emily