Hi team,
My customer is intend to add snuber circuit between SW and GND to reduce a noise on TPS61086. Could you tell me the recommended initial value of the Rsnub and Csnub?
Vin=3.3V, vout=3.9V, Iout=0.6A(max), Mode=High.
regards,
Yamaguchi
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi team,
My customer is intend to add snuber circuit between SW and GND to reduce a noise on TPS61086. Could you tell me the recommended initial value of the Rsnub and Csnub?
Vin=3.3V, vout=3.9V, Iout=0.6A(max), Mode=High.
regards,
Yamaguchi
Hi Yamaguchi,
Please refer to the application note attached below to design the snubber, the value corresponds to several factors such as parasite parameters.
Best Regards,
Eric Yue
Hi Eric-san,
Thank you for providing the app note. It seems that the CPAR-Q1, LPAR1, and LPAR2 are the values which inside the IC. If you have the information, could you let me know? Does the CsigmaPAR# mean CPAR-Q1 + CPAR-D1?
Regards,
Yamaguchi
Hi Yamaguchi,
Yes, I think your understanding is correct.
Best Regards,
Eric Yue
Hi Eric-san,
Could you tell me the values of CPAR-Q1, LPAR1, and LPAR2?
Regards,
Yamaguchi
Hi Yamaguchi,
Sorry, I don't have specific values of these parameters. I think total value of parasitic inductance and capacitance including IC integrated and layout parameter can be obtained through ringing test without RC snubber, because it's relatively difficult to calculate or simulate parasite parameters. Maybe reserving the position in advance and optimizing RC snubber for board testing based on system requirements is a good choice.
Best Regards,
Eric Yue
Hi Eric-san,
Thank you for your advice. I understood.
I'm sorry, I didn't fully understand that the snubber value is determined from the measured ringing waveform, as described in the application note. I will explain it to the customer.
Regards,
Yamaguchi