• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 62 subscribers
  • Views 102 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMG1020: "TEST CONDITIONS" of "IVDD, op"

Dice-K
Mastermind 6330 points
Part Number: LMG1020

Hi support team,

Please let me know the meaning of "TEST CONDITIONS" of "IVDD, op".

Is the following correct?

fsw :
Frequency of output terminals (OUTL, OUTH)

2Ω :
Resistance value connected in series to OUTL and OHTH terminals
(Including gate resistor with built-in FET)

0.1pF load, 100pF load :
External load capacity of OUTL and OHTH terminals
(Input capacitance of gate terminal of FET for external connection)

Regards,
Dice-K

  • +1
    TI__Expert 4070 points

    Dice-K -san,

    Thank you for reaching out!

    -------

    Yes, you are correct!  To clarify, I have quickly drawn what the test circuit looks like (for the 100pF example).

    I hope this answers your question!  If so, please press the green button; otherwise feel free to follow up!

    Thanks,

    Aaron Grgurich