• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 62 subscribers
  • Views 142 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS544B20: Writing NVM while in Operation

Shinichi Yokota
Genius 9715 points
Part Number: TPS544B20
Other Parts Discussed in Thread: TPS544C20

Hello,

This question is intended for both TPS544B20 and TPS544C20.

  • Is it OK to write NVM while the device is in operation and the output is enabled? Does it have a negative impact on a device operation?

The device has to be mounted on PCB while writing the NVM. The input 12 V is supplied, the device is turned on, and the output is enabled.

Best regards,
Shinichi Yokota

  • 0
    TI__Expert 5310 points

    Hello Shinichi,

    Per the datasheet's description of the STORE_USER_ALL (15h) command. It is permissible to write to NVM during the device's operation. Please note that the device will continue operating and ignore the fault conditions until the memory write is complete (this process may take on the order of ms). So long as the device does not experience any faults that could damage the device during an NVM write such as a short circuit event or the like, this is permissible. Other than the device ignoring the fault response during an NVM write, this will not have any negative impact on the device operation in terms of regulation.

    Regards,

    Alec Biesterfeld

  • 0 in reply to Alec Biesterfeld
    TI__Genius 9715 points

    Alec,

    I'd like to ask some additional questions.

    • What's the Max write cycle of the NVM in TPS544B20/TPS544C20?
    • At least which supply is needed to write NVM?

    Best regards,
    Shinichi Yokota

  • 0 in reply to Shinichi Yokota
    TI__Expert 5310 points

    Hi Shinichi,

    There is not a specified limit to the number of NVM write cycles for this part.

    If using the BPEXT function, the BPEXT pin must be powered at a minimum in order to write to NVM and use the PMBus interface. Otherwise, the VDD pin must be powered if you are not using the BPEXT option to store to NVM and access the PMBus interface.

    Regards,

    Alec Biesterfeld