This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS7A20: Where to report bug in TPS7A20 PSPICE model?

Part Number: TPS7A20

sbvm961.zip::tps7a20-adj_trans.lib:

.PARAM rtop=3e6 PSRR=178u rbottom={(3e6)/((V_OUT/0.8)-1)} results in error

V_OUT is not defined and Tina reports error regarding use before definition after later finding definition in non related spice.

Can work around by using the actual output voltage in place of V_OUT  or add .PARAM  line before current PARAM  to assign a

value to V_OUT

Regards

Wiley Hill

Volt Electronics

  • Hi Wiley,

    In the PSpice test bench there is a .PARAM statement which you simply change the V_OUT parameter to be the correct setpoint.  This is sufficient as the setpoint just changes the internal feedback resistors and gain of the LDO.  It should work this way in the TINA model as well, although there may not be a test bench published showing this.  You can download PSpice for TI (which is a free installation) and use the Cadence PSpice model and testbench, or you can manually add the .PARAM statement to the TINA model if it is missing in your simulation, to achieve the same thing.

    Thanks,

    - Stephen