• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 192 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS1663: "Fault event" condition in PGOOD pin for TPS16632

steven hsu
Prodigy 190 points
Part Number: TPS1663

HI  

We are using TPS16632 in our design and our customer have a question on PGOOD signal

according to DataSheet 9.3.8 ( pls ref to below figures), it says that:

      "PGOOD goes low when the internal FET is turned OFF during a fault event or when #SHDN is pulled low"

Actually there are no detail description on detection condition/ criteria for the * Fault event" ( Like OVP or OCP protection? the trigger condition is ?Volt or ? Amp? )

can you help to advice the detail ?

thank you

steven  

  • 0
    TI__Guru** 105361 points

    Hi Steven,

    As you see below, the PGOOD logic is controlled by logic signals of GATE (HS_FET), UVLOb, SHDNb.

    • UVLOb, SHDNb are externally controlled by the user
    • The logic output of GATE (HS_FET) is again depends on the external settings of UVLO, OVP, current limit threshold. When ever the system hits any of these fault thresholds, GATE (HS_FET)  goes LOW and asserts PGOOD to LOW.