Hi, May i know TLV62568 DCDC surge current spec for input and output.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
In the case of over-current conditions, TLV62568 uses the peak current control to limit the high-side FET switching current. When the high-side FET reached the current limit (ILIM) threshold, it turns off the high-side FET and switches on the low-side FET to reduce inductor current. The on-time of the low-side FET is controlled by the adaptive off-time circuit. In essence, the device clamps or limit the high-side FET current during overcurrent or short circuit conditions. So I think it should be fine.
But if you have SW waveform and inductor current also for the same duration, then we can check the switching behavior also and do you know the reason why you are observing this peak in output current? Is it because device is going to TSD due to high temperature?
Thanks and Best Regards,