• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 239 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LP5009: Performance if SDA/SCL fall times are quicker than the minimum spec?

Allen Wachter
Expert 6060 points
Part Number: LP5009

Can you advise on the performance impact if the SDA/SCL fall times are quicker than the minimum specification?  

Thanks!

  • 0
    TI__Expert 4120 points

    Hi Allen, 

    Based on our test result on EVM board, the spec has reserved some space. If the rise/fall time is within the range on datasheet, it is guaranteed that I2C communication will work properly. Please help our customer perform a board test if I2C timing is a main concern. 

    Best Regards,

    Aaron Bing