This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS562207: Why is D-CAP family able to generate output voltage under 7V?

Part Number: TPS562207

Hi team,

Most of our DCDC with DCAP control are able to generate <7V. Do you have any documents or resources which explain about the limitation of output voltage?

Best regards,

Hideki

  • Hi Hideki

    The basic rule is that we sampling the SW voltage within the IC and after SW being filtered (get the average value which is equal to Vout), the signal is sent to a comparator which is feed by Vcc. The internal Vcc is limited causing Vout is limited. We do not have an app note for that, sorry about that.

    Hope this helps.

    BR

    Ruby

  • Hi Ruby,

    If I understand correctly, that is a explanation which can be adapt to all DCDC converter. But if we talked about DCDC converters with other control mode such as VM, CM , maximum voltage of those is limited by maximum duty. Customer would like to know the reason in order to use it for around 7V rail?

    Best regards,

    Hideki

  • Hi Hideki

    Actually, it is adapted to DCAP, since different control mode uses different control topology. For PCM, the SW is not sensed to sent to the comparator, so Vcc won't limit Vout.

    For all converters, Vout is limited by Vin, and maximum duty cycle and control loop. 

    Hope this helps. 

    BR

    Ruby

  • Hi Ruby,

    I could notice I was misunderstanding.  I will post again if I have additional question.

    Best regards,

    Hideki