• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 62 subscribers
  • Views 215 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS566231: Cout ESR constrains

KARTHIK KRISHNA JAYACHANDRAN
Intellectual 370 points
Part Number: TPS566231

Hello,

I have a query regarding the allowed ESR values for TPS566231, In TI web bench it was mentioning the maximum allowed ESR value is 0.75 uE. 

  • +1
    TI__Genius 15327 points

    Hi Karthik,

    We don't specify the ESR max limit. If you use MLCC output cap (low ESR), then ESR won't be a problem. If you have to use electrolytic caps (large ESR) as Cout, you can send us the schematic for further review. As you know, larger ESR will cause a lower ESR zero (1/(2pi*Co*ESR)) in bode plot, loop bandwidth will increase. Need to check loop stability when using large-ESR Cout.