The TI E2E™ design support forums will undergo maintenance from Sept. 28 to Oct. 2. If you need design support during this time, contact your TI representative or open a new support request with our customer support center.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LM53602-Q1: About LTspice model&simulation technique

Part Number: LM53602-Q1
Other Parts Discussed in Thread: LM53602

220408_LM53602.zip

I created LTspice circuit model using the library data of LM536023QPWPTQ1 on the Web and performed a simulation.

There was a terminal called PAD for the model created from the library data. How should this terminal processing be done?

I send you LTSpice circuit model and the library data that was on the Web, so please check if there is any problem with the circuit model.

Also, if you perform a simulation with LTspice using this circuit model, it will take a considerable amount of time to complete the analysis.

Would you please tell me if there is any technique to reduce the analysis time?

  • Hello,

    Please consider PAD the same as PGND, it is used to represent the Exposed Pad (EP) pin of the device.

    I don't see any issues with the .lib file you have sent. In terms of simulation time, there are a couple things you can do to reduce the simulation time but generally these simulations do take some time to complete. 

    One way you can reduce the simulation time is to reduce the total run time of the simulation. You can also reduce the step size which will reduce the overall resolution but should help decrease simulation time. 

    Regards,

    Harrison Overturf