This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCC5870-Q1: unmask fault operation

Part Number: UCC5870-Q1

Dear team,

1. If one fault is masked, then nFLT pin won't pull low. Does the FS_STATE_XXX operate? For example, if VCC1 OVLO fault is masked, and we set bit14=0. When this fault occurs, OUTH/OUTL will have no action due to being masked, right? It means that our device will ignore this fault totally.

2. In below picture, bit 15=0 means fault won't be reported while other bits have the contrary logic, bit 14/13=0 means reporting the fault. Is it a typo? Or we have a special reason for that?

Thanks & Best Regards,

Sherry

  • Hi Sherry,

    Thank you for posting to E2E.

    1. If one fault is masked, then nFLT pin won't pull low. Does the FS_STATE_XXX operate? For example, if VCC1 OVLO fault is masked, and we set bit14=0. When this fault occurs, OUTH/OUTL will have no action due to being masked, right? It means that our device will ignore this fault totally.

    That is correct. If the fault is left masked then the FS_STATE_XXX will not operate. The fault will still be recorded in the STATUS registers but the gate driver will not report to nFLT1 and it will have no action on the output.

    2. In below picture, bit 15=0 means fault won't be reported while other bits have the contrary logic, bit 14/13=0 means reporting the fault. Is it a typo? Or we have a special reason for that?

    It is not a typo. That is how the registers were designed. Some other bits have the same logic as this bit 15 (0x0 = No; 0x1 = Yes). For example on this same register CFG2 bit 2 also has the same logic.

    Best regards,

    Andy Robles