• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 62 subscribers
  • Views 141 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS563202: Questions for temporary switch from TPS563231

Kazuki Itoh
Genius 9175 points
Part Number: TPS563202
Other Parts Discussed in Thread: TPS563231,

Hi team,

My customer is considering TPS563202 for temporary p2p switch from TPS563231 due to delivery shortage.
Could you help us to address the questions below?

1. Could you let me know the definition of hiccup on time (T_HICCUP_WAIT)?
My customer would like to know how long it takes to trigger UVP exactly.
From the datasheet 7.3.4, it looks like the the UVP will trigger in 24us after the UV event.

2. My customer will design the converter with Vin=12V and Vout=3.3V.
Table 8-2 in the datasheet mentions 10-220pF CFF is recommended, but is it allowed to omit the CFF to keep the existing PCB layout?
What can happen when the CFF is not used?

3. My customer says the bode plot doesn't show up when simulating TPS563202 with Webench.
Could you please let me know how to simulate the phase margin?

Regards,
Itoh

  • 0
    TI__Expert 7430 points

    Hi Iton

    1. The hiccup on time is defined to be related with the soft start time (from 0 to 100%) and the UVP delay time. The UVP delay time is actually 24us typ.

    2. It can work without Cff, but the performance of dynamic response might be not that good. Thus, I would recommend to add the Cff if possible.

    3. Regarding the phase margin, I would recommend to test on the EVM board or use the pspice model to simulate the performance first.

    Hope this helps. Many thanks.

    BR

    Ruby

  • 0 in reply to Ruby Li
    TI__Genius 9175 points

    Hi Ruby-san,

    Thank you so much. I understand #1 and #2. Thanks to your help, my customer has done the dynamic responce and ripple analysis.

    Regarding #3, I don't find TPS563202 average pspice model from TI.com, so I cannot simulate the phase margin.

    Could you please kindly send me TPS563202 average model with reference schematic?

    I'd appreciate if you simulate it with parameters below.

    [AC analysis]
    - Vin=12V
    - Vout=3.3V(R1=31kΩ, R2=10kΩ)
    - Both with and without CFF plots will be appreciated for referene
    - No specific request for other peripherals (My customer will modify the peripherals by themselves)

    Regards,

    Itoh


     

  • +1 in reply to Kazuki Itoh
    TI__Expert 7430 points

    Hi Iton

    Sorry for that we don't have the average model. I can do the experiment for you instead based on the EVM. Would this work? Many thanks.

    BR

    Ruby