Hi TI,
Please help to check whether the schematic diagrams of these power chips are correct and whether there is any problem?
The attachment is the schematic diagram。TSC1152V1.0_DCM-UL--page4--page8.pdf
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi TI,
Please help to check whether the schematic diagrams of these power chips are correct and whether there is any problem?
The attachment is the schematic diagram。TSC1152V1.0_DCM-UL--page4--page8.pdf
Hello
Your schematic looks good to me.
I do see two things to keep in mind:
1. You have no input filter damping. The large input filter inductance
can resonate with the ceramic input capacitors and may cause excessive ringing
and possible overvoltage on the input. It is best to use a small aluminium electrolytic capacitor
on the input to help damp this input circuit. The ESR of the electrolytic capacitor will provide damping.
A 22uF or 47uF may be all that is required. I have attached an application note here that may help.
2. It is is good idea to leave a place on the PCB for a capacitor across the top feedback resistor.
This may be needed to provide good loop phase margin and/or good load transient response.
It can be DNP until if and/or when you need it.
Also, we are happy to review your PCB layout when it is ready.
Thanks