• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 233 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

LM5109B Under-Voltage Lockout function

LM5109B: LO/HO output state in UVLO

Alfred Fuchs1
Intellectual 320 points
Part Number: LM5109B

What is actually the state of the HO/LO outputs in case of UVLO? 

Are they high-impedance or driven low (as long as possible)?

  • 0
    TI__Genius 9401 points

    Hi Alfred, 

    Thank you for your question. Please refer to the device datasheet, section 7.3.1 "Start-Up and UVLO" for details about UVLO behavior: "The UVLO circuit inhibits each output until sufficient supply voltage is available to turn on the external MOSFETs, and the built-in UVLO hysteresis prevents chattering during supply voltage variations. When the supply voltage is applied to the VDD pin of the LM5109B, the top and bottom gates are held low until VDD exceeds the UVLO threshold, typically about 6.7 V".

    Best regards,

    Leslie

  • 0 in reply to Leslie Marquez
    Intellectual 320 points

    Ah, my local datasheet from 2013 contained neither a section 7.3.1 nor this text. 

    As clear as can be, though I'd have preferred a high-Z (for particular reasons) ...