• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 85 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS3703-Q1: reset timeout =td?

Takuma Ito
Expert 5200 points
Part Number: TPS3703-Q1

hi, 


There is a equation like this in 9.1.2.2 Programmable Reset Delay-Timing

　td=3.066 x Cct +0.5ms　　
 if Cct=0.1nF, the 　td=0.8066ms

how can this match to this table? the typ td is already more than 5ms, but calculation gives less than 1ms 

  • 0
    TI__Expert 4430 points

    Hello, 

    Your calculation appears to be correct. The table you are showing details timing when the CT pin is left open or tied to VDD. Once CT is connected to a capacitor the timing becomes dependent on the capacitance. I would like to bring you attention to Table 9-2 which shows examples of how reset delay timing changes depending on the value of capacitance placed at CT. 

    Regards, 

    Oscar Ambriz