Hi,
When i read pp13 of Current Limit, 'In the current limiting condition, the GATE voltage is controlled to limit the current in MOSFET Q1.'
Could you explain what the controlled means?
Thanks,
Moon
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Moon,
Thanks for reaching out. Controlled means the GATE will be regulated in its saturation or linear region to limit the current flowing through the MOSFET.
Hi Avishek,
Thanks, for the reply.
What kind of regulation does GATE do ?
Is it pulse width modulation, or on/off time changes?
Or when current limit reaches, GATE voltage reduces to go the linear region from saturation region ?
Please explain some more about this operation.
Best Regards,
Moon
GATE voltage reduces to go the linear region from saturation region. May I know your query exactly?