Hi Team,
I'm working with my customer on an OBC application and would like to understand what the activation time of the miller clamp FET is once the gate get's below 2V.
Thanks for the support!
Regards,
Andy
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Team,
I'm working with my customer on an OBC application and would like to understand what the activation time of the miller clamp FET is once the gate get's below 2V.
Thanks for the support!
Regards,
Andy
Hi, Andy,
There isn’t much delay there; it is just the delay of the comparator and a logic gate or two in the black box. The signal doesn’t have to go across the isolation barrier or anything like that, so it will be almost instantaneous.
Is your customer having an issue with the Miller Clamp functionality? If so, please send us their schematic and waveforms so we can help debit it.
Best regards,
Don
Hi Don,
Thanks for the feedback, no issues with the functionality, they haven't actually built up HW yet. They're trying ensure the clamp is active fast enough in applications with deadtimes in the 50-100ns range.
Do we happen to have any data on this delay? Are we talking ns or ps?
Regards,
Andy
Hi, Andy,
It should be in the nanosecond range. AFAIK, we don't have any char data on this parameter, and I don't recall ever getting any complaints about it.
Best regards,
Don