Hello,
I'd like to understand if there are any immediate, and/or long-term reliability issues with applying a test voltage to HO/HS/LO pins while the device/board is powered down.
Reason: I'd like to apply a test voltage to the gates of the FETs to ensure FET is functioning correctly.
Is this possible, any limitations?
Thank you in advance,
Iain