Dears:
Could you help to review the schematic, thanks!
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
I have reviewed your schematic, and I couldn't see any major issues. You could use 0.22 pF for the cell input capacitors to reduce voltage measurement variation during cell balancing.
Best,
Andria