• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 86 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LM25066IA: Questions of LM25066IA

Jimmy Lai
Expert 6845 points
Part Number: LM25066IA

Dear Team,

Can you help me confirm if the SMBus of LM25066IAPSQX runs at 100KHz, what is the Thd:dat,min (Data hold time)? The datasheet runs at 10KHz->Thd:dat,min=300ns

Many Thanks,

Jimmy

  • 0
    TI__Mastermind 29525 points

    Hi Jimmy,

    Thanks for reaching out. The data hold time, tHD:DAT, is independent of the clock frequency. As per the I2C specification, “A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the VIH(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.”

    Please click on "This resolved my issue" if this post answers your query.