• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 62 subscribers
  • Views 194 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS784-Q1: Thermal resistance question

Scarlett Cao
Expert 4110 points
Part Number: TPS784-Q1


Hi team, 

May I know how these two different thermal resistance value means? my understanding is the value in table also using JEDEC 1s0p board for testing, right? if customer using FR 4layer PCB, how to estimate the thermal resistance for their case? Thank you

Best regards, 

Scarlett

  • 0
    TI__Guru 50025 points

    Hi Scarlett,

    The thermal metrics are normally using the JEDEC High-k board layout, which is 2s2p. If their layout has thermal vias under the thermal pad that connect to an internal ground plane and they have ground copper on the top and bottom layers (in particular same side as the device) that also connect to the thermal pad ground, they can expect the thermal resistance to be better than the datasheet metrics.

    Regards,

    Nick