Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS92391: Power Line FET control pin specifications

Part Number: TPS92391

Hello,

Can you please provide more detailed specification of the power line FET driver circuit within the TPS92391, specifically the SD (pin 21) output structure?

The datasheet specifies that the SD pin is an open drain output and at Vin=12V and Vdd=3.3V SD pull down current is 0.25-0.4mA (0.325mA typ) through a 20k resistor (Rsd) which equates to a 5-8V (6.5V typ) voltage drop across Rsd.

Is there a series resistor at the open drain output limiting the pull down voltage? Is the output setup to pull a constant current?

I would like to understand how the SD output will behave at different Vin and/or Rsd values.

Thank you for your help.