Other Parts Discussed in Thread: UCC14240EVM-052
① What is the status of ““Mama” burst” and ““baby” burst” on page 19 of the data sheet?
② If the output is single as shown in the figure (8-2) on page 27 of the data sheet, where does COM correspond in the circuit diagram?
③ What is the value of Percent_Cdroop in formula (1) on page 28 of the data sheet?
④Regarding the following descriptions on the 1st to 3rd lines of the data sheet P17
"The output load must be kept low until start-up is complete and PG pin is low. When powering up, do not apply a heavy load to (VDD – VEE) or (COM – VEE) outputs until the /PG pin has indicated power is good (pulling logic low) to avoid problems providing the power to ramp-up the voltage.”
It states that heavy load should not be applied between VDD and VEE until the PG pin goes low, but how much load can be applied? I would like to have the numbers if you have them.
In our current design, the secondary output end of UCC14240 is connected to the input end of the drive IC and other ICs, and a max27mA load (without PWM) is pulled before PG goes low. I would like to confirm whether there is a problem with the specifications.