• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 66 subscribers
  • Views 138 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TPS65094: Enquire the minimum spec for LDO3P3

TPS65094: enable logic for LDO3P3 and LDO5

Ben Kuo
Expert 7520 points
Part Number: TPS65094

Dear team,

May I know enable logic of LDO3P3 and LDO5? Does this two rail be enabled once Vsys higher than threshold?

We faced to no LDO3P3 and LDO5 when PMIC_EN pull low.

Based on device function block, EN will not control LDO3P3 and LDO5. Could you let me know potential risk to shut down this two rails?

Regards,

Ben

  • 0
    TI__Genius 17822 points

    Hello Ben,

    to better assist you, could you provide your part number?

    Nicholas

  • +1
    TI__Mastermind 20215 points

    Hi Ben,

    LDO5 and LDO3P3 are enabled once VSYS crosses the UVLO threshold. In practice, LDO3P3 may come up slightly faster than LDO5 but both rails should be enabled once VSYS crossed the UVLO threshold (5.4V minimum).

    These rails do not have a dedicated enable pin or I2C function.

    These rails need to be fully powered up before any power rail enable signals are pulled high so that the internal circuity if the IC is biased properly. If these rails lose power during device operation, the system will encounter an emergency shutdown which will disable all output rails at the same time until VSYS rises above UVLO.

    Regards,

    James