Hello support team,
My customer asks what is advantage and disadvantage between full bridge and half bridge, could you support?
Full bridge can achieve same load current with smaller cap, what is disadvantage on full bridge?
Thanks,
Koji Ikeda
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello support team,
My customer asks what is advantage and disadvantage between full bridge and half bridge, could you support?
Full bridge can achieve same load current with smaller cap, what is disadvantage on full bridge?
Thanks,
Koji Ikeda
Hi Koji,
I am reviewing your question and will reply within 3 business days.
Thanks,
Stephen
Stephen-san,
Thank you for your reply. Please let me know your feedback soon after you will get. They don't have enough time to wait for due to their design.
Thanks,
Koji Ikeda
Hi Koji-san,
The full bridge operation will allow much smaller Cs and Cscin values, making the design cheaper and possibly more compact (but compactness is also based on the necessary voltage rating of the device).
The half bridge operation will provide slightly better conducted emissions. We have a new EVM we are releasing soon where we have taken some precompliance EMI test data. Some customers use a cap drop solution and measure the current directly by placing a current sensing resistor on the neutral line of the AC input. Those customers will want to use the half bridge circuit so they don't need an isolation barrier between the neutral and GND of the digital logic (FPGA, MCU, etc).
Thanks,
Stephen