Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS2482: relationship where lower current limit needs lower slew rate

Part Number: TPS2482

Hello,

I have a question regarding the use of the TPS2482. We are using the TPS2482 as an inrush controller and utilizing output voltage slew rate control by placing a resistor and capacitor on the gate of the input mosfet. During prototyping, we had a board where the input mosfet broke as we were trying different current limits. The Design Calculator worksheet parameters would suggest that our design was ok but the lowering of max slew rate as current limit was lowered caught my attention. According to the worksheet, the maximum slew rate is tied to the current limit for the device. I’m having trouble understanding the relationship where a lower current limit would need a lower slew rate. I’m hoping you would be able to help me understand this relationship a little better.

Thanks,
Adam