This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS7A52-Q1: TPS7A52-Q1

Part Number: TPS7A52-Q1

Hi Support Team,

For our of our product we are  planning to use TPS7A5201QRGRRQ1.   We are concern on the accuracy part.   From the datasheet we have taken the below snapshot

Please help me to understand how this accuracy is derived. What is the test condition?. whether any feedback gain setting resistors used or it is 0.8V fixed

Whether this accuracy includes line regulation, load regulation and temperature variation?

Also pls. note that we are using without Bias configuration

  • Hi Lenin,

    The test conditions are specified in the snapshot:

    0.8V <= Vout <= 5.15V
    5mA <= Iout <= 2A (this is the load regulation)
    Over Vin (this is the line regulation)
    -40C < Tj < 150C (this is the temperature variation)

    This does not include the tolerance associated with feedback resistors.



  • Thanks Stephen,

    Can you help me to know what is the min & max accuracy limit of the internal reference 0.8V ?

    In the datasheet only typical value is mentioned


    Lenin N

  • Hi Lenin,

    Total DC accuracy includes Vref tolerance, line regulation and load regulation.  You can use the line regulation and load regulation rows within the EC table to determine the tolerance of Vref.  You simply review the conditions for total accuracy, and subtract out the line and load regulation to obtain the Vref tolerance.  Having said that, I have done this many times to obtain Vref and the tolerance for Vref is practically the same as the total output accuracy.  This is because for modern LDOs, line regulation and load regulation make up a small portion of the total output accuracy and usually Vref dominates.  So in most cases you can assume the output voltage accuracy below is the same as the Vref accuracy unless you really need to be as precise as possible (such as for analysis on a marginal design).