This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS53832A: DDR5 PMIC Technical Exchange

Part Number: TPS53832A

I am Hardy, part of the Lenovo CSP IO team, working as a memory engineer.

We're interested in gaining a deeper understanding of PMIC and were wondering if there might be an opportunity to arrange a meeting to discuss the following topics

 

  •  Server PMIC roadmap
  •  What is PMIC’s working model- How does it work between DIMM and MB?
  •  What specs in JEDEC are must-follow/nice-to-have for PMIC and how to you validate?
  •  Key issues summary and experiences learned.

 

Your expertise in this area would be invaluable to us. Would it be possible to schedule a meeting at your convenience to delve into these topics? Thank you