• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 118 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS74801: -

Jeevan Sidharth G
Prodigy 190 points
Part Number: TPS74801

Hi,

In the application circuit of TPS7481, PG is connected to Vout as shown in the image

Whereas in the layout recommendation, PG is connected to VCC.

Which one needs to be followed? In our application, we have fixed the Vout to 2.5V.

Thank you

Regards,

Jeevan.

  • 0
    TI__Mastermind 34685 points

    Hi Jeevan,

    Either is acceptable, it just depends on whether you want the PG pin pulled up to Vin or Vout.  If you pull the PG pin up to Vin then often you will see the Vin voltage on the PG pin until the LDO is enabled and the UVLO threshold has been exceeded on Vin.  At that point the PG pin will be pulled low, until Vout reaches the regulation and the PG pin voltage goes back to Vin.  For this reason, it is usually better to pull the PG pin up to Vout in modern systems.

    Thanks,

    Stephen