• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 154 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CSD18532Q5B: How to read the data sheet

nnn sato
Prodigy 220 points
Part Number: CSD18532Q5B

① Is Figure 12 in the data sheet the same when using both Ta and Tc?
②How should I consider Figure 10 in the data sheet using Ta (without heat sink)?
③Where is the current value that can flow through the diode between the source and drain of the MOSFET listed?
Also, for example, if it can flow about 30A, the power consumption is
Vf (assuming 0.8V)×30A=24W

However, the idea of power at that time is the same as "PD (Power Dissipation)", and if it exceeds Ta, do you need a heat sink?

  • 0
    TI__Mastermind 35150 points

    Hello Sato-san,

    Thanks for your interest in TI FETs. To answer your questions:

    1. Figure 12 is specific to case temperature, TC. This curve is calculated using TJmax = 150°C, RθJC = 0.7°C/W and varying case temperature as explained in the blog at the link below. A similar curve could be drawn for junction-to-ambient however, TI can only control RθJC and RθJA is very dependent on PCB layout and stackup and ambient conditions.
    2. Figure 10 is the max safe operating area and is measured at a case temperature of 25°C with the device mounted on a PCB with no heat sink. I'm not sure what you're looking for here.
    3. TI does not spec maximum body diode current, In theory, it should be the same as the maximum drain current however, it is limited by power dissipation as explained in the technical article at the link below.

    The main path to remove heat from the 5x6mm SON package is thru the thermal (drain) pad on the bottom side and into the PCB. This package can dissipated about 3W maximum on a multilayer PCB with a good thermal design. The estimated thermal resistance to the top of the package is about 9°C/W based on earlier simulations.

    https://www.ti.com/document-viewer/lit/html/SSZTCR5  SOA graph

    https://www.ti.com/document-viewer/lit/html/SSZTCP0  Continuous current ratings

    https://www.ti.com/document-viewer/lit/html/SSZTB80 Thermal impedance

    https://www.ti.com/lit/pdf/SNVAA86 Body diode current capability

    Let me know if you have any additional questions.

    Best Regards,

    John Wallace

    TI FET Applications