• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 64 subscribers
  • Views 147 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LP2951-Q1: Unused open-collector ERROR pin - Configuration

Mithun V J
Prodigy 50 points
Part Number: LP2951-Q1

Hi Team,

The ERROR pin is open-collector and if unused, its OK to leave it floating as per datasheet. We would like to avoid floating nodes in our board, as it could be a potential antenna for EMI.

Thus, is it OK to connect the ERROR pin directly to ground? May be this could even improve the thermal conduction of the IC?

  • +1
    TI__Expert 6410 points

    Hi Mithun,

    Yes, the ERROR pin can be connected directly to ground without impacting the LDO's regulation.

    And yes, in general, connecting more pins to ground will reduce the effective thermal resistance value of the device, thus improving thermal conduction. With only 1 extra pin connected to GND, the thermal resistance value reduction will likely be marginal in this case.

    If thermals are a concern for the application, I wanted to mention some resources we have available for optimizing PCB layout for thermal relief.

    Rθja can be affected significantly based on the PCB layout, and we have an App Note that shows actual board measurements and quantifies the changes in Rθja for different types of board layouts. As a general rule, an optimized PCB layout can see a reduction of 35%-55% in the Rθja listed in our datasheets. App Note here: https://www.ti.com/lit/an/slvae85/slvae85.pdf 

    Regards,

    Kelsey