Other Parts Discussed in Thread: SK-AM69, , AM69
Tool/software:
Dear TI,
we have SK-AM69 board that uses PMIC from family TPS6594x-q1. We are trying to understand how PMIC works and whether we can use it in our design with some adjustments (e.g. we would like to use BUCK5 for other purposes and 32Khz output).
PMIC is marked as TPS6594133ARWERQ1 in the board schematic. Package marking of the PMIC on the board is PTPS659x. Can we expect that PMIC on the board has the same programing as chips that we can buy now under part number TPS6594133ARWERQ1?
Can you provide us with json configuration files readable by Scalable PMIC GUI tool for both these chips, so we can understand programing in detail?
When we read back binary NVM configuration from the board is it possible to "decompile it" to GUI configuration file so it can be inspected in GUI (including state machines)?
I found only two documents describing the chip - general TPS6594-Q1 Power Management IC (PMIC) for Processors with 5 Bucks and 4 LDOs datasheet (Rev. B) and one specifically for the part number Powering Jacinto 7 SoC For Isolated Power Groups With TPS6594133A-Q1 + Dual HCPS.
The second one describes a lot of details, but it seems to me not to agree with starter kit schematics. E.g. the document says that GPIO8 switches between isolated and non-isolated PDN scheme, but starter kit schematic says it controls watchdog enable (and provides 32kHz output). The description of GPIO8 fits more GPIO10 on the kit. The document provides two PDN diagrams 3A and 3F - both do use BUCK5 convertor, but starter kit doesn't use it. What PDN is really used on starter kit? Can you help me understand the differences between the document and starter kit functions?
There are plenty of references to PDN-XY. Is there any document describing logic of the marking or table of features of each PDN?
Thanks for information
Marek