Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 125 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS53317: About the UVLO threshold of TPS53317

chunli Liang
Prodigy 100 points
Part Number: TPS53317

Tool/software:

Because I can not understand the UVLO threshold of TPS53317,
I referenced
Application Report
SLVA769A–April 2016–Revised September 2018
Understanding Undervoltage Lockout in Power Devices
www.ti.com/.../slva769a.pdf

and

Datasheet
TPS53317 6-A Output, D-CAP+ Mode, Synchronous Step-Down,
Integrated-FET Converter for DDR Memory Termination .
www.ti.com/.../tps53317.pdf


Could you help me to expain it?

Because there are not Vit+ and Vit- in the datasheet of TPS53317.I can not understand the FULL PERFORMANCE voltage of TPS53317,I want to confirm it.


During power up, I think the device may start functioning when VI ≥ 4.2 V, but it will certainly start functioning
as soon as VI ≥ 4.5 V. Full performance is only specified when VI ≥ 4.94 V.
Because the UVLO hysteresis is 440mV.
Is it right?

During power down, the device may stop functioning when VI ≤ 4.5 V, but it will certainly stop
functioning as soon as VI ≤ 4.2 V. Full performance is no longer specified when VI ≤ 4.94 V.
Is it right?

Thanks and Best Regards

Liang Chunli