This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LM74930-Q1: PSPICE transient model simulation problem

Part Number: LM74930-Q1
Other Parts Discussed in Thread: LM74930, PSPICE-FOR-TI

Tool/software:

Hello,

I'm trying to start a simulation of this model: LM74930-Q1 PSpice Transient Model

Today, I installed PSPICE for TI and opened the provided project file lm74930-q1_trans.opj.

I simply started the simulation by clicking on "Run PSpice" button within PSPICE for TI. Unfortunately, simulation terminates saying: Circuit has errors ... run aborted. Are there certain setting missing, which I have to define?

Here is the complete output file content:


**** 01/09/25 12:29:24 **** PSpice 23.1.0 (30 January 2024) *** ID# 0 ********

 ** Profile: "STARTUP-Trans"  [ D:\Daten_Allegro\Ideal Diode Controller\LM74930\PSPICE transie


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "trans.cir"
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries:
* Profile Libraries :
* Local Libraries :
.LIB "../../../buk7y4r8-60e.lib"
.LIB "../../../nom.lib"
.LIB "../../../lm74930_a.lib"
* From [PSPICE NETLIST] section of C:\cds_spb_home\cdssetup\OrCAD_PSpiceTIPSpice_Install\23.1.0\PSpice.ini file:
.lib "nom_pspti.lib"
.lib "nom.lib"

*Analysis directives:
.TRAN  0 30m 0
.OPTIONS ADVCONV
.OPTIONS FILEMODELSEARCH
.AUTOCONVERGE ITL1=1000 ITL2=1000 ITL4=1000 RELTOL=0.05 ABSTOL=1.0E-6 VNTOL=.001 PIVTOL=1.0E-10
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\STARTUP.net"



**** INCLUDING STARTUP.net ****
* source LM74930-Q1_TRANS
R_RIMON         IMON 0  36k TC=0,0
V_V5         VIN 0  
+PULSE 0 12 1m 1.5m 1u 1 2
R_R16         ISCP C  50 TC=0,0
R_R17         C CS+  50 TC=0,0
X_U3         VIN HGATE A BUK7Y4R8-60E
X_U2         C DGATE A BUK7Y4R8-60E
R_R20         FLT/ VEXT  10k TC=0,0
R_RLOAD         0 CS-  10 TC=0,0
C_COUT         0 CS-  100u  TC=0,0
R_R21         HGATE N16775420  100 TC=0,0
C_C22         0 N16775420  10n  TC=0,0
C_C23         VS VCAP  100n  TC=0,0
C_C24         0 VIN  0.1u  TC=0,0
R_RSNS         C CS-  0.001 TC=0,0
C_C25         CS- CS+  10n  TC=0,0
C_C26         CS- ISCP  3.3n  TC=0,0
R_R22         UV VIN  100k TC=0,0
R_R23         0 UV  11.5k TC=0,0
X_U4          VS C HGATE ILIM IMON TMR 0 CS+ VEXT VCAP CS- A ISCP OV FLT/ UV OV
+  A DGATE N16781803 VEXT LM74930_A
R_RILIM         ILIM 0  150k TC=0,0
C_CTMR         0 TMR  10n  TC=0,0
R_R24         OV VIN  100k TC=0,0
R_R25         0 OV  1.65k TC=0,0
C_C27         0 UV  22n  TC=0,0
C_C29         0 VS  1u  TC=0,0
R_R26         VS VIN  10k TC=0,0
D_D1         A VS Dbreak
X_D2         0 VS Zener PARAMS: VZT=56 TCBV=1.7
V_V6         VEXT 0 5

**** RESUMING trans.cir ****
.END

INFO(ORPSIM-15423): Unable to find index file buk7y4r8-60e.ind for library file buk7y4r8-60e.lib.

INFO(ORPSIM-15422): Making new index file buk7y4r8-60e.ind for library file buk7y4r8-60e.lib.

Index has 1 entries from 1 file(s).


INFO(ORPSIM-15423): Unable to find index file nom.ind for library file nom.lib.

INFO(ORPSIM-15422): Making new index file nom.ind for library file nom.lib.

.lib "filtsub.lib"              ; Filter biquad stages and LC ladder branches

ERROR(ORPSIM-15116): Unable to find library file filtsub.lib.

Index has 74 entries from 2 file(s).

ERROR(ORPSIM-15107): Unable to make index for library file "D:\Daten_Allegro\Ideal Diode Controller\LM74930\PSPICE transient model_snom787\nom.lib".

ERROR(ORPSIM-15460): Subcircuit LM74930_A is undefined

ERROR(ORPSIM-15460): Subcircuit Zener is undefined

Regards, Oliver.