This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS54538: Clarification on RT/SYNC Pin Voltage Limits with RC Circuit in TPS54538

Part Number: TPS54538

Tool/software:

Question:
In the TPS54538 datasheet (SLUSF22, November 2024), the Absolute Maximum Ratings (Section 5.1) specify that the RT/SYNC pin must remain within –0.3V to 6V. However, Section 6.3.5 (Switching Frequency Selection / Synchronization) and Figure 6-3 recommend using an RC circuit to interface the RT/SYNC pin when both RT and SYNC modes are required.

Concern:
The RC circuit may induce transient voltages (e.g., during SYNC clock transitions) exceeding –0.3V to 6V,

  1. Does the internal structure of the RT/SYNC pin include clamping diodes or other protection mechanisms to handle transient voltages

2.  B.T.W, it seems not all output?

Thanks!

  • Hi,

    Below is my comments:

    Each pin has ESD circuit for protection. But i still suggest you not using the transient voltage beyond the Abs.max range. 

    I suggest you can choose clock amplitude like 2V to 3V to avoid the high transient voltage.

    Thanks,

    Colin