• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 63 subscribers
  • Views 67 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TPSM63604: Pspice model

TPSM63602: TPSM63602

Shafeeq Muhammed
Expert 1200 points
Part Number: TPSM63602
Other Parts Discussed in Thread: TPSM33615

Tool/software:

Hi,

We are panning to use TPSM63602 in our design. We are using this to generate +/-6V. For negative supply we are planning to configure it in IBB configuration.

Webench and the excel calculator tool is not supporting the negative output voltage.
We would like to verify our circuit using simulation, but there is no spice model available for this model. Please share the spice model if available.

My input is 12V and Output current is ~0.5A. I have attached my schematics here.
Please let me know if its ok.

Also please confirm the noise characteristics in IBB will be same as buck configuration.

Also please suggest if any other modules (integrated inductor) available for this application.

Best Regards,
Shafeeq

  • 0
    TI__Expert 5330 points

    Hi Shafeeq,

    You probably missed this in the schematic, but output caps have to be connected between GND and VOUT (here VCC_N6V). Other than that I don't see any obvious issues with the schematic. You can reduce the output capacitance (remove one 47uF) for a faster transient response if needed. 

    One other thing to note is that, while doing the layout, AGND and PGND will be separate and should only be connected at a single point. You can refer to the datasheet on guidelines for that.

    Unfortunately, we do not have the pspice model for this device currently.

    As for alternate modules, you can have a look at the 1.5A module TPSM33615 to see if it would be a better fit.

    Regards,

    Niranjan

  • 0 in reply to Niranjan Nair
    Expert 1200 points

    Hi Niranjan,

    Thanks for your inputs.

    What about the ripple in IBB configuration?

    Best Regards,
    Shafeeq

  • 0 in reply to Shafeeq Muhammed
    TI__Expert 5330 points

    Hi Shafeeq,

    The output ripple will typically be higher in IBB configuration since the output capacitor has to provide the load when high side switch is on. The peak to peak ripple (neglecting ESR) can be estimated as

    Vpp = (IOUT*D)/(freq.*COUT)

    where, D = |VOUT|/(VIN + |VOUT|)

    Regards,

    Niranjan