• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 62 subscribers
  • Views 32 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS7B86-Q1: SCH Review

Xiaowei Zhang
Expert 5015 points
Part Number: TPS7B86-Q1


Hi team,

Can you please help review the TPS7B8601BQDDARQ1 SCH as attached?

06_A2B AUDIO& ADC .pdf 

Customer pull-up the PG pin to sys_3v3, and the sys_3v3 sequence is ealier than SOC_A2B_8V_EN. Is there any risk here?

Thank you

Best Regards,

Xiaowei Zhang

  • 0
    TI__Expert 8390 points

    Hi Xiaowei Zhang,

    The device looks good to me and should function as expected. Pins configured correctly, elements within acceptable ranges, etc.

    The only concern with the PG pullup rail being sequenced before the LDO is that if VIN isn't high enough to power the logic it may not be able to drive the gate on the open drain PG FET. The high impedance would look like a PG high output before the LDO turns on. I can confirm if it will or will not do that. If VIN is sufficiently high, and only EN is sequenced after sys_3v3, then it should not have any issues. 

    Best,

    Gregory Thompson