Do you have an example of a thermal layout for this device/package ?
Figure 24 in the datasheet shows a possible technique, but does not elaborate. It would be nice to know the best locations for additional thermal vias along with proper solder mask definitions. The EVM is not a good guide.
Please advise.
Thanks
Dave Johnson